Abstract-A parallel formulation of an algorithm for the histogram computation of n data items using an on-the-fly data decomposition and a novel quantum-like representation (QR) is developed. The QR transformation separates multiple data read operations from multiple bin update operations, thereby making it easier to bind data items into their corresponding histogram bins. Under this model, the steps required to compute the histogram is n/s + t steps, where s is a speedup factor, and t is associated with pipeline latency. Here, we show that an overall speedup factor s is available for up to an eightfold acceleration. Our evaluation also shows that each of these cells requires less area/time complexity compared to similar proposals found in the literature.
I. INTRODUCTION
T HE advancement of image sensor technology tends to produce higher resolutions for digital cameras. Once a picture is taken, it requires compression, possible watermarking, and transmission. Histogramming techniques are used in various forms in all these processes, and thus, a fast histogramming technique is of great interest to designers of consumer-based electronics.
In this brief, we propose a novel encoding that allows implicit parallelism to be exploited to produce a range of fast efficient architectures. Currently, camera designers can only use down-sampled image data to reduce the time of histogram analysis. If the histogram analysis can be performed while the image is being read from the sensor, the histogram can be evaluated in real time. This is an important feature, for example, in the autoexposure function since the scene brightness measurement should be done before the next exposure cycle starts. In addition, some other enhancement techniques such as autolevel stretching and color saturation enhancements (all typical stages in image processing pipelines of digital cameras [1] ) become easier to perform while reducing time significantly. Current techniques such as tone reproduction are sometimes bypassed because the current system-on-chip solutions cannot meet real-time requirements [2] . The algorithm and architectures presented here are suitable for full integration within a camera sensor, thus allowing real-time analysis to become possible.
In a recent paper, we have proposed an array of cells to compute the histogram in a parallel and pipelined fashion [3] . These architectures can accept multiple pixels at a time and update multiple histogram bins at a time without the need of explicit memory blocks, which makes the histogram computation fast. Further implementations in field-programmable gate array technology of these architectures found that the cells become too complex for processing more than four pixels in parallel per clock cycle [4] . This paper takes a different approach and follows parallelization of the generic serial histogram algorithm as the starting point. As a result of the consequent reformulation and manipulation of the algorithm, the internal structure of the cells is simplified compared to [3] , [4] , and consequently, array architectures for processing eight pixels per clock cycle become feasible. The twist behind the reformulation is that we recode the histogram algorithm using a quantum-like representation (QR); this produces a separating function that can be easily parallelized.
The quantum histogram algorithm is presented in Section II. Sketches of architectures for the computation of the histogram using the QR representation are given in Section III, whereas implementation in application-specified integrated circuit (ASIC) technology is given in Section IV with reference to a specific example. This brief ends with a brief discussion and some final conclusions in Section V.
II. QUANTUM HISTOGRAM ALGORITHM
To compute the histogram for a nonnegative set of n integers, where the data values correspond directly to the histogram bins (such as pixels in a grayscale image) it follows that
It is assumed that item data[i] takes any value in the range 0, . . . , m − 1 (for a data item of k bits, then m = 2 k ), and computation proceeds in O(n) time steps. A step is the cost of an increment and two lookup operations. In essence, the histogram accumulates a count for each data [i] [i] and work with bounded graphs, where the routing information and control signals are constrained, or attempt to reformulate the algorithm into something easier to handle. In the former case, this restricts the parallel structures implicit in the method and, thus, the types of architecture that can be generated.
Our approach here is to reformulate the method in a novel way to expose and develop more parallelism. This reformulation step is often counterintuitive because it essentially slows the sequential algorithm in order to produce an algorithmic form in which the data dependence will accelerate the parallel implementation. The way this is achieved is by introducing redundancy and temporary storage to effectively break up and manipulate the critical data dependence. In our case, this intermediate step will result in a faster overall outcome.
A. Quantum Representation
First, consider a quantum formulation of a basic data item to be recognized by the histogramming method (such as a pixel). Suppose we have access to the bits encoding data [i] , since data[i] < m, the number of bits is log 2 m, and thus,
Define these bits of data as a qubit with the form
where a i are probability amplitudes that, in this particular case, need only take the values a 0 = 1, a 1 = 0 for bit = 0 and a 0 = 0, a 1 = 1 for bit = 1 [6] . The qubits for each data entry data[i] j = d j define the jth bit as a two-element vector. The tensor operator onto two qubits is then defined as
which is easily extended to any number of bits such that, in general
Note that e data[i] = 1, so that the QR maps each unique data[i] to a unique m-dimensional vector such that for two distinct data items data [i] and data [j] , the inner product of the vectors are orthogonal, and for two identical values data [i] and data [j] , the inner product is unity. This forms a separating function where each of the n data items can be mapped to a space of dimension m such that each unique data point (or pixel) lies on one of the basis vectors spanning the space. The basis vectors correspond to bins in the histogram.
B. Quantum Histogram
A serial histogram algorithm based on the QR formulation can be defined as follows:
// see (3)
from which it is clear that the algorithm is decomposed into two steps: the process of reading the input data[i] and the process of choosing and incrementing the bins. Note that the calculation of vector r contains implicit parallelism, while the jth loop performing the increment contains redundancy because only one r[j] item will be nonzero. Both these elements are hidden in the sequential formulation by the indirect index, which forms the run-time dependence. This separation allows the splitting of the histogram assembly process into a qubit maker stage operating on the input data, a QR calculation to form vector r, and the increment of bins. Another way to think about the construction is in terms of a data-dependence graph [7] . A graph for the sequential computation cannot be drawn until run-time when the data values are known. In the quantum histogram formulation, these unknown elements have been rolled back off the graph to form the inputs to the tensor required to construct r, so that a static data-dependence graph can be constructed. Thus, we can think of the tensor as a black box that takes the data in and outputs r. The architecture inside the box is parameterized by the number of bits k of a data item, not the data elements; thus, its datadependence graph is static for a given data range (m). Likewise, since there is essentially no dependence between iterations of the jth loop for the increment step, the iterations can be computed in parallel. Notice that the operation to compute r is a binary associative operator. Hence, it can be formulated as a series of unrolled inner step style computations or as a fanin operation based on tree architectures [8] , [9] . Consequently, it can be formulated either in linear mode or as a binary tree, which we omit for brevity. Instead, we use a binary decoder as the architecture, which will be explained later.
III. ARCHITECTURE FOR QUANTUM HISTOGRAMMING
Since n m, by definition, an architecture for a given size m size can be built by pipelining the number of data items from which the histogram is constructed, as discussed in Section II. An architecture to compute the histogram for data [i] of k bits is represented in a block diagram, as shown in Fig. 1 . The whole histogram computation for a small case of m = 4 bins and 2 bits for data [i] is shown in Fig. 2 .
A. Quantum Pipelined Histogram Cell
Creating a design that is faster than the original sequential method requires further parallelism. We also note that the generation of the quantum representation suffers from scalability issues with the decoder (or butterfly arrangement) expanding exponentially as a function of the data bit-length. For example, m = 256 possible data items require an 8-bit representation so that the previous architecture requires eight qubits input vertically, which are then expanded by the tensor butterfly into a 256-element vector with a single-element set.
Controlling scalability requires a bound on the maximum number of bits to represent a piece of data. This can be achieved by a simple quantization on the input to provide a more abstract or second level of binning. In the case of m = 256 (consecutive) elements, suppose we choose b = 4 secondlevel buckets. Each bucket captures 64 elements. In general, bucket j captures data items numbered (j − 1) * (m/b) + 1 to j * (m/b). It follows that the items in any bucket can be represented by the range 1, . . . , (m/b) using a suitable offset. For convenience, it is easier to number the bucket range from zero so that the number of bits required is log 2 L = log 2 (m/b) = log 2 m − log 2 b. In the example, this yields 6 = 8 − 2 bits to cover a bucket. Thus, L = m/b defines the number of bins per bucket. In this example with L of 6 bits, this implies computing (3) for j = 0, 1, . . . , 4 on each bucket for each data item.
A quantum histogram can be pipelined by a linear array of cells. A cell suitable for pipelined operation is shown in Fig. 3 . The array consists of b cells, and each cell reduces the input moving left to right until the value fits into the range of a bucket. The QR tensor is then used to select which item is chosen within the data set of the bin. 
B. Parallel Quantum Pipelined Histogram Cell
A quantum histogram cell capable of managing multiple input data items is shown in Fig. 4 . This cell accepts two data items in parallel or s = 2. It is a form of a double-pipeline array with the top half similar to Fig. 3 and the bottom half a mirror image. This is essentially unrolling the algorithm back in Section II-B by a factor of 2 or index i updated by 2 in the outer for loop. This recognizes that there are no data dependence between the n data items used to construct the histogram. The two parts of the cell are linked by the bin adder, where it is possible that both tensor arrays will attempt to increment the same bin. Consequently, a bin is incremented by 0, 1, or 2, and we can use the bits emerging from the tensors to form control bits to choose the correct increment. This principle can be extended to higher degrees of pipelining, but the increment arbitration becomes more complex. Hence, we describe it for only the double-pipe arrangement.
The double pipe means that the time to compute the histogram on a set of n data items is essentially reduced by half compared to a single-pipeline computation. In general, if a cell can accept s data items in parallel, a speedup factor of s is achieved. Note that for the special case of L = 1, there is only one qubit, and thus, the tensor butterfly can be removed, making the cell simpler. For s = 2, an array computes the histogram in T = n/2 + m/2 − 1, and it is clear that we can scale up to L adders per bin by adding in the tensor butterfly to generate 2L control bits rather than two (a pair for each adder in the bin). For the case of L = m, the array reduces to a single cell with one tensor butterfly controlling an adder bin of n adders. This, in fact, is one of the first schemes to compute the histogram found in the literature [11] and is still popular in hardware [12] . Thus, we see that the quantum formulation effectively parameterizes a range of histogram architectures trading off area and time. As each cell passes Pout = Pin − L to the neighboring cell, a cell with position b receives an input that has been already discounted by the amount (b − 1) * L (Pout should be allowed to become negative). As a consequence, the comparison of Pin to L only needs to check the k − log 2 L most significant bits of Pin and see if they are all zero.
The log 2 L least significant bits of Pin are used to generate a QR internal to the cell corresponding to this smaller block of bits. When any comparison e q (for q = 1, . . . , s) becomes true, it indicates that a bin within the cell must be updated and, consequently, that the comparison bit is used as an enable to the decoder, as shown in Fig. 5 . When all comparisons e q are false, all decoders are disabled, and no bin update can occur.
The QR bits (decoder's outputs in Fig. 5 ) are fed into the "Bin Adders" block, where logic decides which if any of the bins must be updated and, more importantly, by which amount. For each bin accumulator, two things need to be decided: the value by which the bin must be updated and whether a given bin should be updated or not. The value to be updated is computed as v j = been disabled at the decoder; there is no need to keep the h j signals in the architecture provided the logic makes v j = 0 for the case when no bin should be updated. Table I shows area and frequency results in ASIC technology of a quantum histogram cell of Fig. 5 when processing two, four, and eight data items per clock cycle s; for each s value, the cell can compute either of two, four, and eight bins per cell L. The table also includes the area/time to the cell designs presented in [4] for comparison. Thus, parallelism can be exploited for speedup gain (increasing s) or for reducing latency (increasing L), or both, at the expense of extra circuitry. Note from the results that either speedup can be doubled or latency can be halved without doubling the cell's area. Calculating the histogram computing time in milliseconds per megapixel gives around 2.1, 1.3, and 0.8 for s = 2, 4, and 8, respectively; this implies a sustained time reduction as s increases without being affected by the number L of bins per cell, suggesting the cell's structure scales well in terms of hardware.
V. DISCUSSION AND CONCLUSION
The internal cell architecture capable of processing s data items per clock cycle, as shown in Fig. 5 , is composed of simple and well-understood logic blocks interconnected in a structured manner. This allows a more regular design than our previous processing cell presented in [4] . This is particularly appreciated when capturing the register transfer language code for the cell, which is an important step before synthesis of circuits. This regularity is maintained even when the number of bins per cell increases. There are s binary comparators each of log 2 L bits to generate enable signals e in Fig. 5 . In addition, there are s binary decoders each of L outputs and L accumulators, one for each bin in the cell.
Synthesis of full arrays for the histogram computation of 256 bins is reported in [3] , [4] for up to four data items per clock cycle and up to four bins per cell. As shown in Table I , with the presented cell architecture, synthesis of cells capable of processing up to eight data items per clock cycle while keeping up to eight bins per cell was obtained in a very straightforward manner. In particular, the qubit generation and tensor butterfly has been replaced by fast binary decoders using log 2 L bits [10] . This optimization is illustrated in Fig. 5 . Furthermore, the bin control bits can be implemented efficiently as carry-save-adder (CSA) tree structures [13] . The generation of h j signals does not incur extra logic since they become available as part of the addition process embedded in either half or full 1-bit adders required for the CSA tree or can be removed altogether.
Within a cell, each bin accumulator operates in a truly parallel manner as made explicit by the on-the-fly quantum representation derived from a block of incoming data bits. The critical path is essentially dominated by the adder for the accumulator plus the CSA tree. This follows because the comparison and QR generation are relatively shallow in the level of logic gates owing to the fact that it is dependent on the number of bits in the encoding, not the number of data items.
As expected, the more parallelism in a cell, the longer the critical path becomes. Due to the regularity of the cell, two-level pipelining (see [14] ) can be easily put into place within the cell to meet more stringent clock frequency (this is to be reported elsewhere). A histogram array composed of cells as presented here can operate in streaming mode as data are directly collected from a source such as a high-resolution camera sensor. For a speedup gain of s, we only require a sensor to supply s data items per clock cycle. This avoids accessing internal memory buffers multiple times before histogram can commence, which is typical in solutions that perform the histogram as a postprocessing step once the data have been stored.
Once a histogram is completed on a block of data, the array can be primed to restart histogramming on a new block of data, as well as in a streaming manner, using the same mechanisms presented in [4] . The cell in [3] requires handcrafting Boolean logic functions for each s, L parameter: for s = 2, L = 2, these are equations of three Boolean variables, but for s = 8, L = 8, this would require equations of up to 25 Boolean variables. The logic for the cells here is better structured.
Recently, a parallel array histogram architecture has been presented in [15] . No pipelining is used, and instead, a full k : 2 k binary decoder is required to avoid latency of an array.
The design here essentially becomes the design in [15] when L = 2 k or when all the histogram bins are bound to a single bucket; thus, this work is a more general formulation by offering design parameters to play with performance/latency tradeoffs to meet requirements of a particular application.
In conclusion, with the reduced complexity of the quantumbased histogram cells, it becomes very practical to synthesize circuits capable of accepting up to eight data items per clock cycle, thus allowing for an eightfold speedup factor for the computation of histograms. This speedup is obtained without doubling the cell area compared to previous designs. It is also feasible to maintain up to eight bins per cell, favoring shallower histogram arrays and, consequently, lower latencies. The ability to process 8 bits means that the arrays deal with data sizes that are meaningful (e.g., pixels) in the larger context of the computation. Given the regularity of both cells and arrays, the histogram computation can be integrated closer to the camera sensor, thus enabling a real-time analysis.
